Sign In
 [New User? Sign Up]
Mobile Version

DDR PHY System/Timing Design

Qualcomm Inc.


Location:
San Diego, CA
Date:
04/20/2018
2018-04-202018-05-19
Job Code:
1962155
Qualcomm Inc.
Apply on the Company Site
  •  
  • Save Ad
  • Email Friend
  • Print
  • Research Salary

Job Details

Job Title DDR PHY System/Timing Design
Jobid 1962155
Location: San Diego, CA, 92108, USA
Job Description:
**Job Id**
E1962155
Job Title
DDR PHY System/Timing Design
Post Date
03/09/2018
Company
-
Division
Qualcomm Technologies, Inc.
-
CDMA Technology at http://www.qualcomm.com/about/businesses/qct
Job Area
Engineering - Hardware
Location
California - San Diego
Job Overview
QCT DDR PHY team develops high-speed/low-power DRAM memory interface for all Qualcomm chipsets in latest DDR technologies. This position requires involvement in various aspects of DDR system architecture planning, competitive analysis, front-end and physical design, mostly through analysis and guidance of the team on timing considerations from architecture through tapeout.


Responsibilities include:


a.Focused analysis and ownership of specific DDR PHY architecture components


b.Development of system timing budgets, both on-die and off-chip.


c.Competitive analysis of power/area/performance.


d.Identification and analysis of timing bottlenecks and mitigation solutions.


e.Guidance to front-end and physical teams on all aspects of timing considerations.


f.Development and support of PrimeTime STA timing constraints.


g.Development of scripted automation for efficient data processing.
All Qualcomm employees are expected to actively support diversity on their teams, and in the Company.
Minimum Qualifications
**Bachelor's degree in Electrical Engineering, and 2+ years industry experience in the following areas:**
+ VLSI circuits understanding, including Spice analysis

+ Static timing analysis (STA) and PrimeTime constraints development

+ Unix/Perl/TCL scripting (must be comfortable with writing scripts)
Preferred Qualifications
+ Master's degree in Electrical Engineering

+ Experience in DDR interface operation and off-chip timing considerations, including signal/power integrity

+ Excellent communication skills including documentation and the ability to work across multiple teams in multiple locations
Education Requirements
Required: Bachelor's, Electrical Engineering

Preferred: Master's, Electrical Engineering
EEO employer: including race, gender, gender identity, sexual orientation, disability & veterans status.


Apply on the Company Site
Powered ByLogo

Featured Jobs[ View All ]

Featured Employers [ View All ]