Sign In
 [New User? Sign Up]
Mobile Version

Digital Design Engineer/Senior Engineer

Qualcomm Inc.


Location:
Shanghai
Date:
04/19/2018
2018-04-192018-05-18
Job Code:
1962165
Qualcomm Inc.
Apply on the Company Site
  •  
  • Save Ad
  • Email Friend
  • Print

Job Details

Job Title Digital Design Engineer/Senior Engineer
Jobid 1962165
Location: Shanghai, CHN
Job Description:
**Job Id**
E1962165
Job Title
Digital Design Engineer/Senior Engineer
Post Date
02/01/2018
Company
-
Division
Qualcomm Atheros Inc
-
Qualcomm Atheros at http://www.qualcomm.com/about/businesses/qca
Job Area
Engineering - Hardware
Location
China - Shanghai
Job Overview
The Digital Design Engineer will be responsible for designing/building blocks of the Ethernet PHY. You will work closely with our architecture/algorithm engineers to explore ideas for next generation products and then develop RTL/FPGA to turn these ideas into customer solutions.


Duties/Responsibilities: RTL design, IP integration, Lint, CDC, Synthesis, verification, timing sign-off, FPGA emulation, lab validation, debugging and documentation.
Minimum Qualifications
At least 3 years hands on experience with front-end digital design.

Proficient in the use of industry standard languages and flows for RTL/FPGA coding, synthesis, functional verification, timing analysis and scripting.

Hands on lab FPGA debugging/measuring skills using Spectrum Analyzer, AP, Analyzer & Meter etc.

Nice to have a proven record of delivering successful ASICs/FPGAs from functional specification to the final product.

One or more advantages as following are highly desirable:

Familiar with some of the following language BSHELL/CSHELL/TCL/Perl/Python

Excellent team and interpersonal skills

Good communication skills in English, written and verbal.

Strong skills in design review and design documents

Desired to have cross-functional experience interacting with system, analog, software, verification, and physical design teams

Knowledge of MDIO/I2C/SGMII is a plus

Knowledge of Digital Communication or DSP implementation is a plus

Experiences in IC life-cycle from conception, design, verification/emulation, top-level netlist with pads to tape-out, chip-testing and mass-production is a plus.
Preferred Qualifications
NA
Education Requirements
MS/EE with 5+ years of relevant experience
EEO employer: including race, gender, gender identity, sexual orientation, disability & veterans status.


Apply on the Company Site
Powered ByLogo

Featured Jobs[ View All ]

Featured Employers [ View All ]